
STD30NF06LAG



Automotive-grade N-channel 60 V, 0.022 Ω typ., 35 A STripFET™ II Power MOSFET in a DPAK package

Datasheet - production data



February 2017


DocID029664 Rev 2

1/15 www.st.com

This is information on a product in full production.

Contents

00	memo		
1	Electric	al ratings	 3
2	Electric	al characteristics	 4
	2.1	Electrical characteristics (curves)	 6
3	Test cir	cuits	 8
4	Package	e information	 9
	4.1	DPAK (TO-252) type A package information	 9
	4.2	DPAK (TO-252) packing information	 12
5	Revisio	n history	14



2/15

DocID029664 Rev 2



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V _{GS}	Gate-source voltage	±20	V
V _{DGR}	Drain-gate voltage (R _{GS} = 20 kΩ)	60	V
ID	Drain current (continuous) at T _{case} = 25 °C	35	•
ID	Drain current (continuous) at T _{case} = 100 °C	25	A
I _{DM} ⁽¹⁾	Drain current (pulsed)	140	Α
Ртот	Total dissipation at T _{case} = 25 °C	70	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	25	V/ns
T _{stg}	Storage temperature range		*
Tj	Operating junction temperature range	-55 to 175	°C
Tj	Operating junction temperature range		

Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

⁽²⁾ $I_{SD} \leq 35$ A, di/dt ≤ 400 A/µs, $V_{DS(peak)} \leq V_{(BR)DSS}$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.14	*CAN
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb	50	°C/W

Notes:

⁽¹⁾ When mounted on a 1-inch² FR-4, 2 Oz copper board.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AR}	Avalanche current, repetitive or not repetitive (pulse width limited by T _{jmax})	35	A
Eas	Single pulse avalanche energy (starting Tj=25°C, ID= IAR; VDD=50 V)	150	mJ
	ELECTR	ONI	С

2 Electrical characteristics


(T_{case} = 25 °C unless otherwise specified)

Table 5: Static						
Symbol	bol Parameter Test conditions		Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \ \mu\text{A}$	60			V
	Zara gata valtaga drain	V_{GS} = 0 V, V_{DS} = 60 V			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 60 \text{ V},$ $T_{case} = 125 \text{ °C} (1)$			10	μA
Igss	Gate-body leakage current	$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	V _{DS} = V _{GS} , I _D = 250 µA	1	1.7	2.5	V
Prov	Static drain-source on-	$V_{GS} = 10 \text{ V}, I_D = 18 \text{ A}$		0.022	0.028	0
R _{DS(on)}	resistance	V _{GS} = 5 V, I _D = 18 A		0.025	0.030	- 12

Notes:

⁽¹⁾Defined by design, not subject to production test.

		Table 6: Dynamic				
Symbol	Parameter	Test conditions		Тур.	Max.	Unit
Ciss	Input capacitance		-	1600		
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V	-	215		pF
Crss	Reverse transfer capacitance	VB3 = 20 V, 1 = 1 Mi 12, V63 = 0 V	-	60		P
Qg	Total gate charge	$V_{DD} = 48 \text{ V}, I_D = 35 \text{ A}, V_{GS} = 5 \text{ V}$	-	23	31	
Qgs	Gate-source charge	(see Figure 15: "Test circuit for inductive load switching and	-	7		nC
Qgd	Gate-drain charge	diode recovery times")	_	10		



4/15

DocID029664 Rev 2



Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 30 V, I _D = 18 A, R _G = 4.7 Ω,	-	30	-	
tr	Rise time	$V_{\rm GS} = 4.5 \text{ V}$	-	105	-	
t _{d(off)}	Turn-off delay time	(see Figure 14: "Test circuit for gate	-	65	-	ns
tr	Fall time	charge behavior")	-	25	-	


Table 8: Source-drain diode

	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
	I _{SD}	Source-drain current		-		35	А
	ISDM ⁽¹⁾	Source-drain current (pulsed)			-	140	А
1	V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 35 A	-		1.5	V
	trr	Reverse recovery time	I _{SD} = 35 A, di/dt = 100 A/µs,	-	70		ns
	Qrr	Reverse recovery charge	V _{DD} = 15 V, T _J = 150 °C (see <i>Figure 18:</i> " <i>Switching time</i>	-	140		nC
	IRRM	Reverse recovery current	waveform")		4		А

Notes:


⁽¹⁾ Pulse width is limited by safe operating area.


 $^{(2)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.






DocID029664 Rev 2









6/15


DocID029664 Rev 2















57

DocID029664 Rev 2

7/15

3 Test circuits



8/15


DocID029664 Rev 2

57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 DPAK (TO-252) type A package information



57

DocID029664 Rev 2

9/15

Package information

STD30NF06LAG


Table 9: DPAK (TO-252) type A mechanical data						
Dim	mm					
Dim.	Min. Typ.		Max.			
А	2.20		2.40			
A1	0.90		1.10			
A2	0.03		0.23			
b	0.64		0.90			
b4	5.20		5.40			
С	0.45		0.60			
c2	0.48		0.60			
D	6.00		6.20			
D1	4.95	5.10	5.25			
E	6.40		6.60			
E1	4.60	4.70	4.80			
е	2.16	2.28	2.40			
e1	4.40		4.60			
н	9.35		10.10			
L	1.00		1.50			
(L1)	2.60	2.80	3.00			
L2	0.65	0.80	0.95			
L4	0.60		1.00			
R		0.20				
V2	0°		8°			





10/15

DocID029664 Rev 2









DocID029664 Rev 2

57






	Table 10: D	PAK (TO-252) taj	pe and reel mech	anical data	
	Таре				
Dim	m	im	Dim.	m	ım
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	А		330
BO	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	Ν	50	
F	7.4	7.6	Ŧ		22.4
К0	2.55	2.75			
P0	3.9	4.1	Base	qty.	2500
P1	7.9	8.1	Bulk	qty.	2500
P2	1.9	2.1	EUI		
R	40				
Т	0.25	0.35			
W	15.7	16.3			

57

DocID029664 Rev 2

13/15

5 Revision history

Table 11: Document revision history

Date	Revision	Changes
01-Sep-2016	1	First release.
14-Feb-2017	2	Datasheet promoted from preliminary data to production data. Modified <i>Figure 9: "Normalized gate threshold voltage vs temperature".</i> Minor text changes.



DocID029664 Rev 2



STD30NF06LAG

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

SKYTECH



DocID029664 Rev 2

15/15